尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC100LVEL91

    MC100LVEL91

    购买收藏
     Translator, Triple LVPECL / PECL Input to ECL Output

    制造商:ON

    产品信息

    The MC100LVEL91 is a triple LVPECL input to ECL output translator. The device receives standard or low voltage differential PECL signals, determined by the VCC supply level, and translates them to differential -3.3 V to -5.0 V ECL output signals. (For translation from 5.0 V PECL to -5 V ECL output, see MC100EL91.)
    To accomplish the level translation the LVEL91 requires three power rails. The V
    supply should be connected to the positive supply, and the V
    pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both V
    and V
    should be bypassed to ground via 0.01 µF capacitors.
    Under open input conditions, the Dbar input will be biased at V
    /2 and the D input will be pulled to GND. This condition will force the Q output to a low, ensuring stability.
    The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage.V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
    should be left open.
    • 620 ps Typical Propagation Delay
    • The 100 Series Contains Temperature Compensation
    • Operating Range: V
    • = 3.8 V to 3.3 V; V
    • = -3.0 V to -3.8 V; GND= 0 V
    • Q Output will Default LOW with Inputs Open or at GND
    • Pb-Free Packages are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100LVEL91DWR2GONIC XLATOR LVPECL/PECL-ECL 20SOIC 立即购买
    MC100LVEL91DWGONIC XLATOR LVPECL/PECL-ECL 20SOIC 立即购买

    技术资料

    标题类型大小(KB)下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载
    Interfacing with ECLinPSPDF72 点击下载
    Termination of ECL Logic DevicesPDF176 点击下载
    Thermal Analysis and Reliability of WIRE BONDED ECLPDF119 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MIC2842AMM1Z3B3MIC2193MCP3423
    MTCH6303MCP19110MC14557BMCP1415
    MMBF5461MCP6S26MC74ACT259MCP65R46
    MD1820MMBFJ113MIC44F20MIC4606
    MBD330DWMIC2185MCP23016MC14013B
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照