尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引NB6L295M

    NB6L295M

    购买收藏
     Dual Channel Programmable Delay Line with CML Output

    制造商:ON

    中文数据手册

    产品信息

    The NB6L295M is a Dual Channel Programmable Delay Chip designed primarily for Clock or Data deskewing and timing adjustment. The NB6L295M is versatile in that two individual variable delay channels, PD0 and PD1, can be configured in one of two operating modes, a Dual Delay or an Extended Delay. In the Dual Delay Mode, each channel has a programmable delay section which is designed using a matrix of gates and a chain of multiplexers. There is a fixed minimum delay of 3.2 ns per channel. The Extended Delay Mode amounts to the additive delay of PD0 plus PD1 and is accomplished with the Serial Data Interface MSEL bit set High. This will internally cascade the output of PD0 into the input of PD1. Therefore, the Extended Delay path starts at the IN0/IN0 inputs, flows through PD0, cascades to the PD1 and outputs through Q1/Q1. There is a fixed minimum delay of 6.0 ns for the Extended Delay Mode. The required delay is accomplished by programming each delay channel via a 3-pin Serial Data Interface, described in the application section. The digitally selectable delay has an increment resolution of typically 11 ps with a net programmable delay range of either 0 ns to 6 ns per channel in Dual Delay Mode; or from 0 ns to 11.2 ns for the Extended Delay Mode. The Multi-Level Inputs can be driven directly by differential LVPECL, LVDS or CML logic levels; or by single ended LVPECL, LVCMOS or LVTTL. A single enable pin is available to control both inputs. The SDI input pins are controlled by LVCMOS or LVTTL level signals. The NB6L295M 16 mA CML output contains temperature compensation circuitry. This device is offered in a 4 mm x 4 mm 24-pin QFN Pb-free package. The NB6L295M is a member of the ECLinPS MAX family of high performance products.
    • Linearity +/- 20ps Maximum
    • Maximum Input Clock Frequency >1.5 GHz Typical
    • Programmable Range: 0 ns to 6 ns Dual Mode; Programmable Range: 0 ns to 11 ns Entended Mode;
    • Delay Range: 3.2 ns to 9.0 ns Dual Mode; Delay Range: 6.2 ns to 17.8 ns Extended Mode
    • 11 ps Delay Increments
    • INx/INxb Inputs Accept LVPECL, LVDS Levels
    • 3-Wire Serial Data Interface (SDI)

    在线购买

    型号制造商描述购买
    NB6L295MMNTXGONIC DELAY LINE 512TAP PROG 24QFN 立即购买
    NB6L295MMNGONIC DELAY LINE 512TAP PROG 24QFN 立即购买

    技术资料

    标题类型大小(KB)下载
    Termination and Interface of ON Semiconductor ECL Logic Devices with CML (Current Mode Logic) Output StructurePDF144 点击下载
    2.5V / 3.3V Dual Channel Programmable Clock/Data Delay with Differential CML OutputsPDF193 点击下载
    IBIS Model for NB6L295MMNUNKNOW53 点击下载
    QFN24, 4x4, 0.5PPDF58 点击下载
    NB6L295MNG / NB6L295MMNG Evaluation Board User"s ManualPDF564 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    NJL0281DNCP51460NB3N1200KNDS0605
    NB3N511NCP5030NCP1622NSR05T30P2
    NJW1302NV25512WFNCP51400NSI50350AS
    NCP1219NBA3N201SNCP1071NCP304
    NB3N65027NCL30188NC7SZ175NCS2584
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照