尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC100LVEL14

    MC100LVEL14

    购买收藏
    5 Clock Distribution Chip

    制造商:ON

    产品信息

    The MC100LVEL14 is a low skew 1:5 clock distribution chip designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. The LVEL14 is functionally and pin compatible with the EL14 but is designed to operate in ECL or PECL mode for a voltage supply range of -3.0 V to -3.8 V ( or 3.0 V to 3.8 V).
    The LVEL14 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pulldown resistor) the SEL pin will select the differential clock input.
    The common enable (EN) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.
    The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01 5F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
    should be left open.
    • 50 ps Output-to-Output Skew
    • Synchronous Enable/Disable
    • Multiplexed Clock Input
    • ESD Protection: >2 KV HBM
    • The 100 Series Contains Temperature Compensation
    • PECL Mode Operating Range: V
    • = 3.0 V to 3.8 V
    • with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V
    • with V
    • = -3.0 V to -3.8 V
    • Internal Input Pulldown Resistors on CLK
    • Q Output will Default LOW with Inputs Open or at V
    • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
    • Flammability Rating: UL-94 code V-0 @ 1/8",
    • Oxygen Index 28 to 34
    • Transistor Count = 303 devices

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100LVEL14DWR2GONClock Fanout Buffer (Distribution), Multiplexer IC 1GHz 20-SOIC (0.295", 7.50mm Width) 立即购买
    MC100LVEL14DWGONIC CLK BUFFER 2:5 1GHZ 20SOIC 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MOCD213MMC14050BMCP19124MCP6546R
    MC10EP29MMBTA63MRF89XAM8AMC74LCX157
    MIC803MC14017BMIC2846AMCP4901
    MIC2198MJH6284MCP795W10MC74HC05A
    MC100LVELT23MC100EL16MMBF4416MIC705
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照