尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC100EP35

    MC100EP35

    购买收藏
     ECL JK Flip-Flop

    制造商:ON

    中文数据手册

    产品信息

    The MC10EP35 is a higher speed/low voltage version of the EL35 JK flip flop. The JK data enters the master portion of the flip flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH.
    The 100 Series contains temperature compensation.
    • 410 ps Propagation Delay
    • Maximum Frequency > 3 GHz Typical
    • PECL Mode Operatio Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range:V
    • = 0 V with V
    • = -3.0V to -5.5V
    • Open Input Default State
    • Q Output will default LOW with inputs open or at V
    • Pb-Free Packages are Available

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100EP35DGONIC FF JK TYPE SNGL 1BIT 8SOIC 立即购买
    MC100EP35DTR2GON 立即购买
    MC100EP35DTGON 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MSC1212Y4MIC2299MOCD208MMC100EP16VC
    MC14094BMC14490MC100LVEP11MCP37D11-200
    MRF24WG0MBMC100EP16TMC74VHC1G05MC100LVEL11
    MCP79411MCP2515T-I/SOMSC1214Y4MJD122
    MCP3903MJD44E3MJ11022MPSA29
    Copyright ©2012-2025 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照