尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC100EP16VC

    MC100EP16VC

    购买收藏
     Differential Driver / Receiver with High Gain and Enable Output

    制造商:ON

    产品信息

    The EP16VC is a world-class differential receiver/driver. The device is functionally equivalent to the EP16 and LVEP16 devices but with high gain and enable output.
    The EP16VC provides an ENbar input which is synchronized with the data input (D) signal in a way that provides litchless gating of the Q
    and Q
    bar outputs.
    When the ENbar signal is LOW, the input is passed to the outputs and the data output equals the data input. When the data input is HIGH and ENbar goes HIGH, it will force the Q
    LOW and the Q
    bar HIGH on the next negative transition of the data input. If the data input is LOW when the ENbar goes HIGH, the next data transition to a HIGH is ignored and Q
    remains LOW and Q
    bar remains HIGH. The next positive transition of the data input is not passed on to the data outputs under these conditions. The Q
    and Q
    bar outputs remain in their disabled state as long as the ENbar input is held HIGH or LOW. The ENbar input has no influence on the Qbar output and the data input is passed on (inverted) to this output whether ENbar is HIGH or LOW. This configuration is ideal for crystal oscillator applications where the oscillator can be free running and gated on and off synchronously without adding extra counts to the output.
    The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01uF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V
    should be left open.
    The 100 Series contains temperature compensation.
    • 310 ps Typical Prop Delay Qbar, 380 ps Typical Prop Delay QHG, QHGbar
    • Gain > 200
    • Maximum Frequency > 3 GHz Typical
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = –3.0 V to –5.5 V
    • Open Input Default State
    • Q
    • Output Will Default LOW with D inputs Open or at V
    • V
    • Output

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC100EP16VCDTR2GONIC RCVR/DRVR 5V DIFF ECL 8-TSSOP 立即购买
    MC100EP16VCDGONIC RCVR/DRVR ECL DIFF 5V 8SOIC 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MCP6546UMOC3081MMC10H601MAT01
    MC14549BMC10E457MMBFJ309LMC74LVX245
    MID400MCP9843MAX485MCP3905L
    MM7150MMBF4393LMIC809MTCH650
    MC74VHC1GT125MCP9503MCP2022MIC4600
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照