The LAN9312 is a full featured, 2 port 10/100 managed Ethernet switch designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9312 combines all the functions of a 10/100 switch system, including the switch fabric, packet buffers, buffer manager, media access controllers (MACs), PHY transceivers, and host bus interface. The LAN9312 complies with the IEEE 802.3 (full/half-duplex 10BASE-T and 100BASE-TX) Ethernet protocol specification and 802.1D/802.1Q network management protocol specifications, enabling compatibility with industry standard Ethernet and Fast Ethernet applications.

At the core of the LAN9312 is the high performance, high efficiency 3 port Ethernet switch fabric. The switch fabric contains a 3 port VLAN layer 2 switch engine that supports untagged, VLAN tagged, and priority tagged frames. The switch fabric provides an extensive feature set which includes spanning tree protocol support, multicast packet filtering and Quality of Service (QoS) packet prioritization by VLAN tag, destination address, port default value or DIFFSERV/TOS, allowing for a range of prioritization implementations. 32K of buffer RAM allows for the storage of multiple packets while forwarding operations are completed, and a 1K entry forwarding table provides ample room for MAC address forwarding tables. Each port is allocated a cluster of 4 dynamic QoS queues which allow each queue size to grow and shrink with traffic, effectively utilizing all available memory. This memory is managed dynamically via the buffer manager block within the switch fabric. All aspects of the switch fabric are managed via the switch fabric configuration and status registers, which are indirectly accessible via the memory mapped system control and status registers.

*Theservice is subject to Microchip'sand requires a myMicrochip account.

Highlights

  High performance and full featured 2 port switch with VLAN, QoS packet prioritization, Rate Limiting, IGMP monitoring and management functions

  Easily interfaces to most 32-bit embedded CPU's

  Unique Virtual PHY feature simplifies software development by mimicking the multiple switch ports as a single port MAC/PHY

  Integrated IEEE 1588 Hardware Time Stamp Unit

Target Applications

  Cable, satellite, and IP set-top boxes

  Digital televisions

  Digital video recorders

  VoIP/Video phone systems

  Home gateways

  Test/Measurement equipment

  Industrial automation systems

Key Benefits

  Ethernet Switch Fabric

  32K buffer RAM

  1K entry forwarding table

  Port based IEEE 802.1Q VLAN support (16 groups)

  Programmable IEEE 802.1Q tag insertion/removal

  IEEE 802.1d spanning tree protocol support

  QoS/CoS Packet prioritization

  4 dynamic QoS queues per port

  Input priority determined by VLAN tag, DA lookup, TOS, DIFFSERV or port default value

  Programmable class of service map based on input priority

  Remapping of 802.1Q priority field on per port basis

  Programmable rate limiting at the ingress/egress ports with random early discard, per port/priority

  IGMP v1/v2/v3 monitoring for Multicast packet filtering

  Programmable filter by MAC address

  Switch Management

  Port mirroring/monitoring/sniffing: ingress and/or egress traffic on any ports or port pairs

  Fully compliant statistics (MIB) gathering counters

  Control registers configurable on-the-fly

  Ports

  2 internal 10/100 PHYs with HP Auto-MDIX support

  Fully compliant with IEEE 802.3 standards

  10BASE-T and 100BASE-TX support

  Full and half duplex support

  Full duplex flow control

  Backpressure (forced collision) half duplex flow control

  Automatic flow control based on programmable levels

  Automatic 32-bit CRC generation and checking

  Automatic payload padding

  2K Jumbo packet support

  Programmable interframe gap, flow control pause value

  Full transmit/receive statistics

  Auto-negotiation

  Automatic MDI/MDI-X

  Loop-back mode

  High-performance host bus interface

  Provides in-band network communication path

  Access to management registers

  Simple, SRAM-like interface

  32-bit data bus

  Big, little, and mixed endian support

  Large TX and RX FIFO's for high latency applications

  Programmable water marks and threshold levels

  Host interrupt support

  IEEE 1588 Hardware Time Stamp Unit

  Global 64-bit tunable clock

  Master or slave mode per port

  Time stamp on TX or RX of Sync and Delay_req packets per port, Timestamp on GPIO

  64-bit timer comparator event generation (GPIO or IRQ)

  Comprehensive Power Management Features

  Wake on LAN

  Wake on link status change (energy detect)

  Magic packet wakeup

  Wakeup indicator event signal

  Other Features

  General Purpose Timer

  Serial EEPROM interface (I2C master or Microwire™ master) for non-managed configuration

  Programmable GPIOs/LEDs

  Single 3.3V power supply

  Available in Commercial Temp. Range