

Power-Up and Power-Down Sequencing Using the ADM108x Simple Sequencer

by Naiqian Ren

INTRODUCTION

The ADM108x simple sequencer can achieve simple sequencing for two voltage rails during power-up with capacitor programmable time delay. With the help of another device in the same family, a simple circuit can achieve sequencing for both power-up and power-down for two voltage rails with separate programmable time delay, as shown in Figure 1. This application note describes how to design such a circuit.




Figure 1. Typical Sequencing Requirement for Power-Up and Power-Down

TABLE OF CONTENTS

Introduction	1	Timing Diagram	4
Revision History	2	Verification	5
Implementation.....	3	Schematic.....	5
Circuit Design.....	3	Test Results	6

REVISION HISTORY

6/10—Revision 0: Initial Version

IMPLEMENTATION

CIRCUIT DESIGN

Figure 2 shows the block diagram of the circuit. The main components of the circuit consist of two power regulators, an N-type signal MOSFET, an [ADM1085](#), and an [ADM1087](#). This circuit supports most dc-to-dc regulators with enable input.

The resistor divider at the input of the ADM1085 is used to accurately monitor the first supply output, V_{OUT1} . It ensures that the first supply powers on before enabling V_{OUT2} , which is the second supply output. Alternatively, the V_{IN} pin of the ADM1085 can connect directly to the power good output of the first regulator, if available.

During power-up, C1 controls the time delay between V_{OUT1} and V_{OUT2} , and during power-down, C2 controls the time delay between V_{OUT2} and V_{OUT1} .

An auxiliary supply, V_{AUX} , is used to provide power separately for the sequencing circuit. This can be substituted by V_{IN} and the details of the effect are described in the Timing Diagram section.

The initiation of the power-up and power-down sequencing is controlled by the UP/DOWN logic signal.




Figure 2. Circuit Block Diagram

TIMING DIAGRAM




Figure 3. Circuit Timing Diagram

Figure 3 is an overview of the timing diagram for the circuit. It consists of three phases: initial power-up, power-up sequencing, and power-down sequencing.

During the initial power-up phase, the $\overline{\text{UP/DOWN}}$ signal is kept low. After V_{AUX} goes high, the $\overline{\text{ENOUT}}$ output of the ADM1087 goes high for the duration of T_2 , which is controlled by C_2 , and then goes low. During this period, the first regulator may be briefly enabled because EN1 is tied to $\overline{\text{ENOUT}}$. The duration of the first regulator being enabled during the initial power-up phase, T_{ON} , is dependent on T_{D} , the power-up delay between V_{AUX} and V_{IN} , and T_2 with the relationship $T_{\text{ON}} = T_2 - T_{\text{D}}$.

If $T_{\text{D}} > T_2$, for example, V_{AUX} is powered up more than T_2 seconds before V_{IN} , then the first regulator is not enabled during the initial power-up phase. If the user chooses to substitute V_{AUX} for V_{IN} , then T_{D} is zero, and the regulator enables for the T_2 duration during the initial power-up phase.


In a system where a brief pulse of the first supply, during initial power-up, does not cause any problems, it is recommended to use V_{IN} only for the circuit supply.

Another option is for the user to tie the $\overline{\text{UP/DOWN}}$ signal to V_{IN} , in which case, the first regulator turns on autonomously after V_{IN} rises, and the second regulator is enabled T_2 seconds after the output of the first regulator becomes good.

In the power-up sequencing phase, the sequencing is initiated by pulling $\overline{\text{UP/DOWN}}$ high, which causes $\overline{\text{ENOUT}}$ of the ADM1087 to go high and thus enables the first regulator. When the output of the first regulator is detected by the V_{IN} pin of the ADM1085, its $\overline{\text{ENOUT}}$ pin goes high after T_1 seconds to enable the second regulator. T_1 is controlled by C_1 , which creates a programmable delay between the two output voltages, V_{OUT1} and V_{OUT2} , during power-up. In this phase, the sequencing method is standard usage of the ADM108x simple sequencer.

During the power-down sequencing phase, the sequencing is initiated by the $\overline{\text{UP/DOWN}}$ signal being pulled low. The immediate effect of this is that the $\overline{\text{ENIN}}$ pin of the ADM1085 goes low, and thus, so does its $\overline{\text{ENOUT}}$ pin. This disables the second regulator through the EN2 pin as well as turns off the NMOSFET by driving its gate low. When the FET is off, the V_{IN} pin of the ADM1087 goes high, and because $\overline{\text{ENIN}}$ is already low, after T_2 seconds its $\overline{\text{ENOUT}}$ output will go low, turning off the first regulator through EN1 . C_2 controls T_2 , which creates a programmable delay between the two output voltages, V_{OUT2} and V_{OUT1} , during power-down.

VERIFICATION
SCHEMATIC



09127-004

Figure 4. Schematic for Verification Circuit

TEST RESULTS

Channel 1: V_{OUT1} (gold), Channel 2: V_{OUT2} (pink), Channel 3: UP/DOWN (blue), and Channel 4: V_{IN} (green).




Figure 5. Test Plot Overview




Figure 6. Close-Up Look at the Power-Down Phase




Figure 7. Close-Up Look at the Power-Up Phase




Figure 8. Initial Power-Up Phase

NOTES