尊敬的客户:为给您持续提供一对一优质服务,即日起,元器件订单实付商品金额<300元时,该笔订单按2元/SKU加收服务费,感谢您的关注与支持!
    首页产品索引MC10EP57

    MC10EP57

    购买收藏
    1 Differential, ECL, 3.3 V / 5.0 V

    制造商:ON

    中文数据手册

    产品信息

    The MC10/100EP57 is a fully differential 4:1 multiplexer. By leaving the SEL1 line open (pulled LOW via the input pulldown resistors) the device can also be used as a differential 2:1 multiplexer with SEL0 input selecting between D0 and D1. The fully differential architecture of the EP57 makes it ideal for use in low skew applications such as clock distribution.
    The SEL1 is the most significant select line. The binary number applied to the select inputs will select the same numbered data input (i.e., 00 selects D0).
    Multiple V
    outputs are provided. The V
    pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V
    as a switching reference voltage. V
    may also rebias AC coupled inputs. When used, decouple V
    and V
    via a 0.01 uF capacitor and limit current sourcing or sinking to 0.5mA. When not used, V
    should be left open.
    The 100 Series contains temperature compensation.
    • 375 ps Typical Propagation Delays
    • Maximum Frequency > 2 GHz Typical
    • PECL Mode Operating Range: V
    • = 3.0 V to 5.5 V with V
    • = 0 V
    • NECL Mode Operating Range: V
    • = 0 V with V
    • = -3.0 V to -5.5 V
    • Open Input Default State
    • Safety Clamp on Inputs
    • Q Output will default LOW with inputs open or at V
    • V
    • Outputs
    • Useful as Either 4:1 or 2:1 Multiplexer
    • These are Pb-Free Devices

    电路图、引脚图和封装图

    在线购买

    型号制造商描述购买
    MC10EP57MNGONDifferential Digital Multiplexer 1 x 4:1 20-QFN (4x4) 立即购买
    MC10EP57DTR2GONIC DIFF DIG MULTPL 1X4:1 20TSSOP 立即购买
    MC10EP57DTGONDifferential Digital Multiplexer 1 x 4:1 20-TSSOP 立即购买

    技术资料

    标题类型大小(KB)下载
    AC Characteristics of ECL DevicesPDF896 点击下载
    ECL Clock Distribution TechniquesPDF54 点击下载
    Interfacing Between LVDS and ECLPDF121 点击下载
    Designing with PECL (ECL at +5.0 V)PDF102 点击下载
    The ECL Translator GuidePDF142 点击下载
    Odd Number Divide By Counters with 50% Outputs and Synchronous ClocksPDF90 点击下载
    ECLinPS, ECLinPS Lite, ECLinPS Plus and GigaComm Marking and Ordering Information GuidePDF71 点击下载
    Storage and Handling of Drypack Surface Mount DevicePDF49 点击下载

    应用案例更多案例

    系列产品索引查看所有产品

    MCP3905LMAX262MIC5800MC74AC377
    MMBF4117MJ15025MIC2860-2Pmt6517
    MIC280MC10EP11MIC7401MC74ACT574
    MC100LVEL11MC100LVEP111MOCD223MMC74ACT253
    MC74AC161MMBFJ175MCP3550-50MOC3081M
    Copyright ©2012-2024 hqchip.com.All Rights Reserved 粤ICP备14022951号工商网监认证 工商网监 营业执照