制造商:ADI/AD
优势和特点
RF output frequency range: 53.125 MHz to 13,600 MHz
Noise floor integer channel: −227 dBc/Hz
Noise floor fractional channel: −225 dBc/Hz
Integrated rms jitter (1 kHz to 20 MHz): 97 fs for 6 GHz output
Fractional-N synthesizer and integer N synthesizer
Pin compatible to the ADF5355
High resolution, 52-bit modulus
Phase frequency detector (PFD) operation to 125 MHz
Reference input frequency operation to 600 MHz
Maintains frequency lock over −40°C to +85°C
Low phase noise, voltage controlled oscillator (VCO)
Programmable divide by 1, 2, 4, 8, 16, 32, or 64 output
Analog and digital power supplies: 3.3 V
Charge pump and VCO power supplies: 5.0 V typical
Logic compatibility: 1.8 V
Programmable output power level
RF output mute function
Supported by the ADIsimPLL design tool
产品详情
The ADF5356 allows implementation of fractional-N or integer Nphase-locked loop (PLL) frequency synthesizers when used with an external loop filter and an external reference frequency. Thewideband microwave VCO design permits frequency operationfrom 6.8 GHz to 13.6 GHz at one radio frequency (RF) output. A series of frequency dividers at another frequency output permitsoperation from 53.125 MHz to 6800 MHz.
The ADF5356 has an integrated VCO with a fundamental output frequency ranging from 3400 MHz to 6800 MHz. In addition, the VCO frequency is connected to divide by 1, 2, 4, 8,16, 32, or 64 circuits that allow the user to generate RF output frequencies as low as 53.125 MHz. For applications that requireisolation, the RF output stage can be muted. The mute functionis both pin- and software-controllable.
Control of all on-chip registers is through a simple 3-wire interface.The ADF5356 operates with analog and digital power suppliesranging from 3.15 V to 3.45 V, with charge pump and VCOsupplies from 4.75 V to 5.25 V. The ADF5356 also containshardware and software power-down modes.
Applications
Wireless infrastructure (LTE, W-CDMA, TD-SCDMA, WiMAX, GSM, PCS, DCS)
Point to point and point to multipoint microwave links
Satellites and very small aperture terminals (VSATs)
Test equipment and instrumentation
Clock generation
ADF5356电路图
ADF5356 引脚图
型号 | 制造商 | 描述 | 购买 |
---|---|---|---|
ADF5356BCPZ-RL7 | - | - | 立即购买 |
ADF5356BCPZ | - | - | 立即购买 |
标题 | 类型 | 大小(KB) | 下载 |
---|---|---|---|
AN-1460: Upgrading from the ADF5355 to the ADF5356 (Rev. A) | 72 | 点击下载 | |
UG-1087: Evaluating the ADF5356 Frequency Synthesizer for Phase-Locked Loops (Rev. 0) | 1442 | 点击下载 |
安科瑞 黄飞蓉 18860995251 摘要:本文介绍了ADF400多回路电能表在越南的应用。ADF400L系列多回路电能表,通过组合模块的方式可以实现不超过36路单相或12路三相、CT连接或直接连接。本系列电能表具有高精度、高集中度、集中管理...
...心怡、谭永飞 技术支持:安科瑞彭峰 摘要:本文介绍了ADF400多回路电能表在越南的应用。ADF400L系列多回路电能表,通过组合模块的方式可以实现不超过36路单相或12路三相、CT连接或直接连接。本系列电能表具有高精度、高集中...
英集芯IP5356移动电源管理芯片,封装QFN40,集成QC2.0/QC3.0/SCP输出快充协议、FCP/AFC/SFCP输入输出快充协议、MTKPE+1.1&2.0输出快充协议
功能: ADF300系列多用户计量箱是一种电子式智能化多用户电能表,设计采用一户一计量方案,具有计量准确度高、户与户之间计量互不干扰、集中安装、集中管理优势。可以同时计量12户三相、36户单相、单
顾名思义,锁相环(PLL)使用鉴相器将反馈信号与参考信号进行比较,将两个信号的相位锁定在一起。虽然该特性仍有许多应用,但目前PLL最常用于频率合成,通常用作频率上/下变频器中的本振(LO),或高速模数转换器(ADC)或数模转换器(DAC)的时钟。
顾名思义,锁相环(PLL)使用鉴相器比较反馈信号与参考信号,将两个信号的相位锁定在一起。虽然这种特性有许多用武之地,但是PLL如今最常用于频率合成,通常充当上变频器/下变频器中的本振(LO),或者充当高速模数转换器(ADC)...
本文开始介绍了ADF4350特性和引脚图与功能,其次介绍了adf4350时序特性与adf4350的应用电路,最后详细阐述了adf4350编程使用总结。
本文介绍了ADF4371主要特性,功能框图以及评估板EV-ADF4371SD2Z主要特性,建立图,电路图,材料清单和PCB设计图。
AR0835 | ATMEGA16U2-MU | AD9518-1 | ADS1625 |
ADG919 | AD7779 | AD5669R | ADPD174GGI |
ADP1655 | ADA4622-2 | ADS7950-Q1 | ADA4430-1 |
AD8392A | AD9229 | ADV3226 | AT91SAM9260B-CU |
ATA8510 | ADAU1452 | ADG509A | AD5124 |